Abstract-This paper introduces novel 7-T pseudo-CMOS for enhancement mode and 6-T pseudo-CMOS for depletion mode inverter circuit architectures. The designs are built around monotype of TFTs and consume less power consumption than existing 4-T pseudo-CMOS circuits. In addition, they provide steep transfer curves, along with embedded control for compensation of device parameter variations. Analysis of the transient behavior for the various circuit architectures is presented, providing quantitative insight into capacitive loading taking into account the effects of overlap capacitances.
I. INTRODUCTION

S
YSTEM on panel (SOP) integration is gaining significant interest in displays and other large area applications. This is driven by the need to further reduce cost margins, along with the added benefits of increased compaction [1] - [12] . The quest for higher on-panel integration density is strongly motivated by advances in thin film transistor (TFT) technology, which have enabled realization of complex pixel circuits with analog-digital functionality [13] for switching and stability compensation in active matrix arrays. In addition, digital circuits such as shift registers and other logic forms are now commonly used for the gate driver electronics [14] , [15] . Unlike the ubiquitous CMOS technology, TFTs (with the exception of polysilicon) are generally monotype (i.e. either n-or p-channel). A summary of key properties of two monotype large area TFT technology families is given in Table I . Note the stark contrast in carrier mobilities of the monotype channel rendering poor circuit performance in terms of switching behavior and power consumption.
Recently, Huang et al. introduced a high performance 4-T pseudo-CMOS inverter circuit with monotype transistors [16] - [19] , however, with static power consumption much higher than the conventional CMOS [20] or the dual-V T [21] counterpart. Alternate TFT structures based on the dual-gate configuration have been proposed [22] - [24] so as to provide better control of threshold voltage and improvement in noise margin, power consumption and circuit delay. But this comes at the cost of fabrication complexity and cost, depending on the material system and associated processing [20] - [24] . In addition, control signals are required for circuit operation. However, in this paper, the author has provided an ultra lowpower logic styles for non-complementary logic applications by transistor feedback effect. The paper is organized as follows. Section II introduces previous reported works followed by Section III, which describes the static CAD model, used for simulation of the circuits presented in this paper. Novel inverter circuits are presented in Section IV and circuit performance discussed in Section V and Section VI. Section VII presents impact of overlap capacitance on circuit performance. Finally, a five-stage 7-T pseudo-CMOS ring oscillator is presented in Section VIII followed by conclusions.
II. INVERTER CIRCUIT CONFIGURATIONS
There have been a number of inverter circuit types introduced and these include, as examples, saturated/unsaturated load, level-shifted diode-load, depletion load, CMOS [28] , and 4-T pseudo-CMOS [17] .
In this paper, these three types of circuits are taken into consideration -CMOS, saturated load, and 4-T pseudo-CMOS -as shown in Fig. 1 .
The CMOS configuration is believed to be the most efficient circuit especially for digital circuits. It has negligible static power consumption along with a full voltage swing, and a perfect transfer curve. However, for most TFT technologies, with relative low mobility for one type of material, the corresponding transistor has a much larger size to have a comparable drivability. In addition, because of its staggered structure, the parasitic capacitances resulting from the overlap of electrodes, which are proportional to the device channel width, cannot be avoided [12] , [29] . This results in increased power consumption and time delay. The saturated load inverter, with its ratioed design, consumes high static power with a large pull down device to maintain low logic level. In contrast, the recent 4-T pseudo-CMOS configuration has the advantage of better noise margin and a large voltage swing. However, the first stage of the 4-T pseudo-CMOS with its diode-connected architecture, cannot limit the current, which results in relative high power consumption [17] - [19] .
III. THIN FILM TRANSISTOR LOGIC DESIGN
The model used for design and analysis of the logic configurations has been reported earlier by Lee et al. [30] - [34] and is summarized below. More details about the models has been described in Appendix C. 
C g s t total gate to source capacitance
where K is the conductance parameter:
the overlap capacitance per unit width, R C W the contact resistance parameters,
Linear Regime:
Saturated Regime:
Here, W is the channel width, L the channel length, α p the power law exponent, β sat the pinch off coefficient β sat = 1 + V DS /V A , where V DS is a constant and V A the early voltage.
2)Dynamic Model: The dynamic model is illustrated in Fig.  2 , where the various symbols and expressions are summarized in Table II . The key simulation parameters are shown in Table  III . 
IV. PROPOSED LOGIC CIRCUITS
A. Enhancement-Mode 7-T Pseudo-CMOS Inverter
Fig . 3 shows circuit schematics of the proposed enhancementmode 7-T pseudo-CMOS inverter designs. While enhancementmode designs generally provide small power consumption for the second stage, the first stage of the circuit is diode connected, which results in a relative large power consumption. Hence, the motivation of the proposed circuits is to limit the power consumption by altering its design through adding an extra stage. As shown in the Fig. 3 (a) and (b), the pull down transistors T1, T3, and T6 are connected to the input. Transistor T2 is connected to the source of T5 and T4 is connected to the source of T2. T5 is diode connected and T7 connected to the source of T4. With input voltage low, T1, T3 and T6 are off, transistor T5 conducts and V O1 is set to be V SS −V T . Hence, T2 conducts and V O2 is V SS −2V T and T4 conducts and V O3 is V SS −3V T . Therefore, the load voltage is high. When input is high, T1, T3, and T6 conduct. The static current though T5 should be the same as the current through T3, so the voltage V O1 reduces. With T1 conducting, the voltage V O2 drops. Hence, both the gate voltage of T2 and T4 decrease and the current though the first and second stage can be limited. With the input voltage high, transistor T2 and T4 work as a feedback system. Transistors T2, T4 and T5 are operated in saturation regime. Hence, Vss − V O1 = V O2 − V O3 . It increases the resistance of the pull up system and provides a lower V O3 than the 4-T pseudo-CMOS. Compared with the design of previously reported 4-T pseudo-CMOS designs, the proposed 7-T pseudo CMOS inverter requires seven TFTs instead of four. In addition, the vertical multi-stage architecture may require a higher V DD to drive the circuit. However, the circuit operating principle is based on a complementary switching technique across each stage, thus low power consumption has been achieved although the circuit speed may be influenced. There is no need to add more transistors because the current has been already limited. If more transistors are added, the transfer curve shifts to a more negative level resulting in large noise margin. This can be adjusted with voltage tuning but at the cost of increased power consumption. Additionally a transistor number in general increases parasitics resulting in increased power consumption and a lowering of circuit speed.
The results shown in Fig. 4 are based on the transistor size as indicated in Table IV. For fair comparison, the total area of the 7-T pseudo-CMOS circuit is equal to that of the pseudo-CMOS and the final stage transistors have the same size to keep the same parasitics since these affect circuit performance as discussed in Section VI. As shown in Fig. 4 (a) and (b) , the sum of the on currents I 1 (4.5 μA) and I 2 (2.8 μA) in proposed circuit is less than half that of the first stage of 4-T pseudo-CMOS: I 1 (18 μA). In addition, the minimum output voltage (0.22V compared to 1.9V) is also much lower. Thus the on current of the 7-T pseudo-CMOS circuit in the final stage is one fifth that of 4-T pseudo-CMOS, which implies a higher power efficiency and smaller voltage for logic low. Figure 5 shows the schematics of the depletion-mode 6-T pseudo-CMOS inverter circuits, in which the first stage is a zero gate voltage transistor. The second stage is a buffer where the gate of T4 is connected with the source of T2. In the last or output stage, the gate of T6 connects with the source of T4. As shown in Fig. 5(a) , a negative threshold voltage provides constant current flow by T2. When T1 is on, the zero gate voltage current is much smaller than the pull down current, and thus limits the static current in Stage 1 resulting in a low V O1 . When T1 turns on, the current from T2 charges the gate voltage of T4. In conventional 4-T pseudo-CMOS designs, a large channel width is required for the push up transistor in the final stage to drive the load. Hence, the rise time to charge the push up transistor could be long, resulting in a slow response and higher power consumption. Nevertheless, the 6-T pseudo-CMOS design, has a buffer stage containing T3 and T4, which can provide a smaller charging time. The channel width of transistor T4 can be minimum feature size, so that V O1 can rise up faster and the larger source voltage of T4 can charge the pullup transistor T6 quicker, contributing to an improved transient time as well as power efficiency. The depletion mode inverters could be realized using the same technology as the enhancement mode counterpart. According to Chiang et al., the threshold voltage of amorphous semiconductors has a strong dependence on channel length, where a short channel is typically used for depletion mode operation and equivalently, a long channel for enhancement mode [35] . The results shown in Fig. 6 are based on the transistor size as indicated in Table V . For fair comparison, the total area of the 6-T pseudo-CMOS circuit is equal to that of the 4-T pseudo-CMOS counterpart and the final stage transistors have the same sizes. As shown in Fig. 6(a) and (b) , the addition of the turn on current I 1 = 0.96 μA and I 2 = 0.64 μA is less than the on current in the first stage of the 4-T pseudo-CMOS circuit, I 1 = 1.9 μA. In addition, the on current of the last stage is 8.7 μA, compared to 16.7 μA of the 4-T pseudo-CMOS, which is a 50% improvement in power efficiency. The maximum gain of the 7-T pseudo-CMOS is 4.3, while the maximum gain of 4-T pseudo-CMOS is around 3. The larger gain can be contributed to the feedback effect of transistor T2 and T4. The adjustable post-fabrication tuning voltage can be applied to compensate device variations due to processing and bias-induced instability [12] , [36] - [38] . maximum gain of the proposed inverter is larger than eighty. The larger gain can be attributed to its cascade structure. In addition, with the increase of V T, the VTC becomes more positive and the gain decreases. This could be explained by the reduction of current flowing through the circuit. Fig. 10 provides the power consumption and the total rise and fall times with respect to load capacitance.
B. Depletion-Mode 6-T Pseudo-CMOS Inverter
V. VOLTAGE TRANSFER CHARACTERISTICS
As presented in Fig. 10. (a) , the 7-T pseudo-CMOS provides smaller power consumption than the 4-T pseudo-CMOS in enhancement mode. For a 5 pF capacitive load, the 7-T pseudo-CMOS saves 61.33% of total power compared with the 4-T pseudo-CMOS, while for a 60pF load, it uses 67% less power. On the other hand, the 7-T pseudo-CMOS has slightly larger rise and fall time for the same tuning voltage of 4-T pseudo-CMOS. This is due to the reduction of the V O3 (V SS −3V t ). V O3 in the 7-T pseudo-CMOS is V SS −3V T when the input is low while V O1 in the 4-T pseudo-CMOS circuit is V SS −V T . Here they are both charging the load capacitance. Hence, the charging current of the 7-T pseudo-CMOS is smaller than that of 4-T pseudo-CMOS, resulting in an increase of the rise time. In terms of fall time, V O3 of the 7-T pseudo-CMOS is smaller than V O1 of the 4-T Pseudo-CMOS, which on the other hand reduce the discharging time. For n-type non-complementary circuits in general, the rise time dominates the total delay time and fall time is negligible. Hence, the delay time of proposed circuits is longer. In addition, relative large overlap capacitance, which is comparable with gate capacitance (C ox = 12 nF/ cm 2 , C ox = 15.6 pF/ cm with L = 13 um and C ov = 10 pF/ cm), cause the incensement of transient time of 7-T pseudo-CMOS, which is discussed in section VI. For C L = 5 pF, the 7-T pseudo-CMOS spends 0.81 μs more than 4-T pseudo-CMOS and this increases to 2.10 μs with C L = 60 pF. This is also quantified in sections VI. The power-delay product of the 7-T pseudo-CMOS is 40%, i.e. 18% less than that of the 4-T pseudo-CMOS for 5 pF and 60 pF capacitive loads, respectively, as shown in Fig. D1 (a) . Improvement in circuit speed can be achieved by decreasing the overlap capacitance. Fig. 10 (c) and (d) show the performance of the 6-T pseudo-CMOS of depletion mode and 4-T pseudo-CMOS of depletion mode. The results indicate that the 6-T pseudo-CMOS provides better power consumption along with less delay time. It consumes 17.92% and 6% less power than the 4-T pseudo-CMOS circuit with C L = 5 pF and C L = 60 pF. The rising and falling times of the 6-T pseudo-CMOS is 62.3% that of the 4-T pseudo-CMOS for C L = 5 pF. In terms of power delay product, the 6-T pseudo-CMOS saves 50% and 7% that of the 4-T pseudo-CMOS with C L = 5 pF and C L = 60 pF, as shown in Fig. D1 (b) .
Because the mobility, operating voltage, threshold voltage and oxide capacitance are all different, it is not possible to conduct a fair comparison between the circuits proposed here and that of conventional CMOS, unless normalization is considered, which is presented in Appendix A.
The normalized power consumption and transient time of MOSFET circuit and TFT circuit are shown in Fig. 11 .
As indicated in Fig. 11 (a) the normalized power consumption derived form Eq. A7 shows that the NMOS circuit, 4-T pseudo-CMOS circuit and the 7-T pseudo-CMOS circuit are independent of load capacitance. However, normalized power of the CMOS circuit decreases with the increase of load capacitance, which is due to the insufficient charge for load capacitance with large load. We conclude that the normalized CMOS circuit consumes less power than the other three circuits. In average it is more than one order of magnitude less than the 4-T pseudo-CMOS circuit. The 7-T pseudo-CMOS circuit consumes one third of the power consumed by the 4-T pseudo-CMOS circuit and 5% of that consumed by the NMOS circuit, which indicates its high power efficiency among the family of non-complementary inverters. The normalized transient time as derived form Eq. A9 is shown in Fig. 11 (b) . It indicates that the CMOS circuit provides the smallest transient time, which contributes to its complementary nature and its low overlap capacitance. However, the pseudo-CMOS circuits show no major difference with CMOS, which indicates that for the same driving current, the delay of the 7-T pseudo-CMOS is comparable with that of CMOS.
VI. IMPACT OF OVERLAP CAPACITANCE ON CIRCUIT PERFORMANCE
The overlap capacitances for the circuits considered are illustrated in Fig. 12 . The total overlap capacitance (C ovs + C ovd ) is assumed to be around 2/3 of the gate capacitance in the analysis.
As shown in Fig. 13 , with the reduction of overlap capacitance, the 7-T pseudo-CMOS and the 4-T pseudo-CMOS circuits improve their performance in terms of both energy efficiency and delay time. The 7-T pseudo-CMOS consumes 222 μW compared with 584 μW for the 4-T pseudo-CMOS with 10 pF/cm, which is 0.65 pF for the total overlap capacitance. If the overlap capacitance reduces to 32.5 fF, the power consumption of 7-T pseudo-CMOS reduces into 218 μW while that of 4-T pseudo-CMOS is 583 μW. The power consumed due to parasitic capacitance can be divided into two parts: 1) charging of the parasitic capacitance; 2) increasing of the short circuit power consumption due to the rising of charging time (rise time/ fall time). For both the 7-T and 4-T pseudo-CMOS circuits, the first part is the same due to the same total size of transistors. The power reduction can be estimated as: The difference between the 7-T and 4-T pseudo-CMOS circuits could be estimated as:
which is consistence with the difference of power reduction 3.29 μW as indicated in Fig. 13(a) .
As shown in Fig 13 (b) , the circuit delay time reduces with decrease in overlap capacitance. Under the condition C ov = 10 pF/cm, the t r + t f of the 7-T pseudo-CMOS is 1.6 times that of 4-T pseudo-CMOS. However, the difference decreases with reduction of the overlap capacitance. In the ideal case, with no overlap capacitance, the 7-T pseudo-CMOS uses less time for charging/discharging than 4-T pseudo-CMOS. Thus, with the reduction of overlap capacitance by future proposed new TFT devices structures or fabrication processes, the 7-T pseudo-CMOS can achieve similar speeds. The reason for this is explained by transient analysis. For both circuits, the final stage is the same. Hence, the transient response can be estimated through V O1 and V O3 respectively as presented in Appendix B.
The transient response of 4-T pseudo-CMOS is derived in Eq. (B1). The C' dominates the V O1 response, since the size of T4 is five times larger than T1, so the response time decrease with the reduction of overlap capacitance. On the other hand, for the 7-T pseudo-CMOS, as shown in Eq. (B6), the denominators of I 2 , I 4 , and I 5 has the coefficients K 1 + 1, K 2 + 1, K 3 + 1, which are overlap capacitance dependent. With decreasing C ov , the denominators decrease and if the overlap capacitance equals to 0, Eq. (B6) gets simplified to:
Eq. (4) indicates that both I 2 and I 5 charge the gate of T7, so V O3 in the 7-T pseudo-CMOS may rise faster than V O1 in 4-T pseudo-CMOS. Hence, with decrease of overlap capacitance, the transient time of 7-T pseudo-CMOS decrease faster than that of 4-T pseudo-CMOS. In addition, as shown in Eq. (B6), with the increase of load capacitance, C ' increases, so with the (1 + K n ) factor, therefore the increase in response time is faster than with 4-T pseudo-CMOS as indicated in Fig. 10(b) .
VII. RING OSCILLATOR
Using the enhancement and depletion mode inverter circuit configurations discussed above, the output of a 5-stage ring oscillator is shown in Fig. 14 , for which the frequency is given by [39] :
Here N is the number of stages and t d the delay of each inverter circuit. The operation frequency of the five stage ring oscillators and delay of the circuit calculated from Fig. 14 . is summarized in Table VI. From Eq. (5), the operating frequency of the ring oscillator is inversely proportional with the delay of a single stage. The time delay of the 7-T pseudo-CMOS with positive V T is 28 ns larger than that of the 4-T pseudo-CMOS, as discussed earlier.
In contrast, in depletion mode configuration, the 6-T pseudo-CMOS has a shorter delay time, confirming the states in Section V. The propagation delay of inverter is:
With the same VDD, the pull-down transistor of the enhancment mode circuit is double that of the depletion mode circuit, which provides a larger I(V DD ). Hence, the operating frequency of the enhancement mode inverter is larger than that of the depletion mode.
VIII. CONCLUSION
This paper addressed the design challenges associated with TFT-based digital circuits. Novel pseud-CMOS circuit architectures operating in both enhancement and depletion modes with monotype of transistors are presented. The proposed circuit architectures provide low-power consumption, large noise margin and rail-to-rail output performance. In addition, the author presents a method of normalization complementary logics (CMOS) and non-complementary logics. The result indicates that the proposed inverter circuit reduces power consumption by 95% compared with diode-connected inverter circuits. In addition, the author conducted analysis of overlap capacitance on circuit performance, the results indicate with the reduction of overlap capacitance by future proposed new TFT devices structures or fabrication processes, the 7-T pseudo-CMOS can achieve fastest speeds among non-complementary architecture. Thus, the proposed circuits provide a desirable solution for robust flexible electronics and displays, where power consumption is critical.
APPENDIX A NORMALIZATION OF POWER CONSUMPTION AND
TRANSIENT TIME
To conduct a fair comparison, we consider the general transistor model applicable for both CMOS and TFT, which is a simplification of Eq. 1:
, L = L − ΔL and α p = 0. If normalized with transistor property, Eq. A1 can be recast as:
If the ratio of the operating voltage and threshold voltage of TFT and MOSFET are set to be the same, i.e.:
the gate voltage and drain voltage could also be set to have the same ratio of drive voltage. Hence, from Eq. A2 and A3, the current can be normalized between TFT and MOSFET.
The total power consumption could be expressed as:
where the dynamic power consumption is:
which reflects the power required by load and does not reflect circuit property. Only the short circuit power and static power is proportional to the driving voltage and current:
Thus the normalized power could be expressed as:
and the transient time of the circuit as:
which can be normalized as:
APPENDIX B TRANSIENT TIME ANALYSIS As shown in Fig. 12 (a) for a falling input, V O1 of the 4-T pseudo-CMOS is:
where I 2 the current through T2, C ' the equivalent capacitance seen from the final stage:
For a falling input, the respective V O3 of the 7-T pseudo-CMOS at points 1, 2 and 3 are:
(C gs2 + C ovs2 + C gs4 + C ovs4 + C ovd4 )
dV O 1 dt C ov d7 + C gs7 x + C ov s7 (B7)
The other parameters are summarized as:
, C 1 = (C ovs5 + C ovd2 ) // (C gs2 + C ovs2 + C ovd4 ) ,
, C 2 = (C gs4 + C ovs4 ) // (C gs2 + C ovs2 + C ovd4 ) ,
APPENDIX C TRAP-LIMITED CONDUCTION AND PERCOLATION MODELS FOR TFT
The developed trap-limited conduction and percolation models provide good agreement with the measured transistor characteristics as shown in Fig. C1 . 
APPENDIX D POWER DELAY PRODUCT
The power delay product of enhancement mode operation and depletion mode operation are illustrated in Fig. D1 .
